

Model 500

Description:

The state-of-the-art Model 500 Single Board Computer is fully compatible with the Ohio Scientific 48-pin bus and all Ohio Scientific Accessory Boards. The Model 500 is based on the 6502 microprocessor by MOS Technology. This chip is second sourced by Synertek and third sourced by Rockwell International. The Model 500 accepts 8 2K X 8 2616 Mask programmed ROMs (normally containing our 8K BASIC by Microsoft). 2704s, 2708s, 2716s, or similar parts can be used instead of the ROMs if the user has a custom application using his own software. Space is also provided for 4K of 2102-type RAM, an ACIA based serial interface which can be populated for RS-232 or 20ma current loop. Options include a PIA based parallel I/O port, 256K Memory Management (allows the system to address up to 256K memory), and up to three 1702-type PROMs.

Applications:

The 500 CPU Board can be used as a powerful small system. It is especially powerful because it has "instant 8K BASIC" and because of its 4K of on-board RAM memory. It can also be used as the basis of a larger Challenger type system. It is capable of supporting additional memory, our 430B Audio Cassette Interface, our 440B Video Graphics Board, our Floppy Disk Drive, and all other peripheral devices offered by Ohio Scientific. If a person already has an Ohio Scientific system, the 500 Board can be used to store 8K BASIC in ROM and as a 4K RAM board.

Specifications:

Mechanical: 8" X 10" G-10 Double-Sided Plated Through Hole Board

Electrical: +5 Volts at 2 Amps
-9 Volts at 500ma

Processors: Supports the 6502 or 6502A. Can be used as the controller for the 560Z which offers Z-80 and 6100.

PROM: Supports three 1702-type PROMs. Ohio Scientific offers 65A Serial PROM Monitor, 65V Video PROM Monitor, and Floppy Disk Bootstrap PROMs.

RAM: Can support up to 4K X 8 2102 type RAM

Firmware: 8K BASIC in ROM (User can supply own software in ROM)

Serial I/O: Serial Interface can be configured for RS-232 or 20ma. loop.
5 possible baud rates are jumper selectable.

Other Features: Buffering to drive up to 250 Ohio Scientific System Boards.
Memory Management for up to 256K Bytes of Memory.
PIA based parallel port also available.

OHIO SCIENTIFIC

product name/number

500/C2-0/C2-1/C2-8V/C2-8S/C2-4P

date

8/77

revision

A



page

41

status

Production

sheet 1 of 1






DIAGRAM 3- RAM IMPLEMENTATION

NOTES:

1. MODEL 500 WILL OPERATE WITH MONITOR PROMS IN ONE OF THREE CONFIGURATIONS, REQUIRING THE FOLLOWING BOARD MODIFICATIONS:

(A.) ONE PROM AT IC-A5, - ADDRESS $\overline{\text{FEXX}} + \overline{\text{FFXX}}$:
NO MODIFICATION.

(B.) TWO PROMS AT IC-A5, A6, ADDRESS \overline{FEXX} , \overline{FFXX} RESP:
CUT AT K1, JUMPER J3 AND J4.

(C.) TWO PROMS AT IC-A5, A6, SWITCHABLE, ADDRESS $\overline{\text{FEXX}} + \overline{\text{FFXX}}$ BOTH:
CUT AT K2, INSTALL SW-1.

IC-A4 MAY ALWAYS BE INSTALLED.







DIAGRAM 4- 1702-TYPE PROM IMPLEMENTATION





510 CPU Board

Description:

The Model 510 CPU Board is the most technically advanced CPU Board available today for small computers. It is always supplied with three processors; 6502A, 6800, and Z-80. One processor is run at a time; an optional software switch is available to permit the user to change processors under software control. When the user switches processors, memory contents are preserved. The board can also be provided with "megabyte memory pager" allowing up to 1 megabyte of memory to be addressed. The CPU board can be configured to handle up to 16 users on a single system. Other features of the board include a serial interface with crystal controlled baud rate generator capable of operating from 110 to 19,200 baud. Up to three PROM Monitors can be provided for the 6502 and one for the 6800. The 510 Board is automatically configured for disk use.

Applications:

The Model 510 allows the user to have three processors for about \$200 more than one processor. This is ideal for industrial development applications where an engineer wishes to compare three different processors. It is also ideal for small business systems as it allows up to 16 users. The three processors insure the businessman that his machine won't become obsolete when a new software package comes along--simply because he chose the wrong processor. These same reasons make the 510 ideal for educational as well as home use. Since the 510 is fully compatible with all of Ohio Scientific's peripherals (it is also used as the heart of the Challenger III systems), and since it is fully expandable, it is the ideal CPU for almost all applications. It allows the user to have the flexibility of owning three powerful computer systems at slightly over the cost of owning one!

Specifications:

Mechanical: 8" X 10" G-10 Epoxy Double-Sided Plated Through Hole Boards

Electrical: +5V at 2amps
-9V at 500ma

Processors: Comes standard with 6502A, 6800, and Z-80

PROM: Supports up to three 1702 type PROMs for the 6502, and one PROM for the 6800

Serial I/O: One Serial Interface can be configured for RS-232 or 20ma loop.
Crystal controlled baud rate can be set from 110 baud to 19,200 baud

Parallel I/O: Offers one PIA based parallel port (optional)

Other Features: Allows one-megabyte memory management
Allows up to 16 users on a system
Comes configured for disk operation
Software Switch Option enables user to change from processor to processor under software control. When processors are changed (even if change is manual) memory is preserved.

OHIO SCIENTIFIC

product name/number

510/C3-8/C3-0

date

8/77

revision

A

page

48

status

Production

sheet 1 of 1




DIAGRAM 2- 6502 CIRCUITRY








DIAGRAM 6800 AND CIRCUITRY







INDEX III

DNCL

DATE _____

[illegible]



Model 520 16K Static RAM

Description:

Model 520 16K RAM Board uses 4K x 8 EMM 4200 static RAM memories. These memories are ultra-low power, power-strobe chips. That is, they only draw appreciable amounts of power when they are being accessed. The Model 520 Memory Board requires power for both 12 Volt, 5 Volt, and -9 Volt supplies so that it cannot be used in 500-1 and Challenger IIP. The Model 520 Memory Board typically operates at a maximum of 1.5MHz with the 6502A or 6800 or approximately 3MHz with the Z-80.

Applications:

Main memory in medium to large scale computer systems (32 to 48K or more memory).

Specifications:

Available only as fully assembled, fully burned in memory board configured for 16K x 8 address strapable for any 16K partition within a 256K memory space. (18 address bits).

Electrical: Depend on access rate of the memory board but can be considered negligible in a stand-by condition.

Model 525 16K Dual Port RAM

Description:

The Model 525 16K Dual Port RAM Board utilizes 4K, 8K, or 16K of the popular 2114 static RAMs. The Model 525 can be configured for single or dual port operation. The second memory port allows memory transfers without processor paralyzing DMA.

Applications:

This board is a must in systems using the new 74 Megabyte disk, but, also has important applications in shared memory, multiprocessing, and high resolution video graphics where it is desirable to do memory transfers without interfering with processor performance.

Specifications:

Mechanical: 8" X 10" G-10 Double-Sided Plated Through Hole Board

Electrical: Power consumption is dependent upon the power type and speed type of the 2114 memories.

Other Features: Can be populated at 4K, 8K, or 16K with single or dual ports.

OHIO SCIENTIFIC

product name/number

520/CM-3/525

date

8/77

revision

A

page

53

status

Production

sheet 1 of 1

NOTES:
 1. BOARD IS NORMALLY CONFIGURED FOR SEMI 4200 FOR USE WITH NEC μ PD. CUT FOIL TO PIN 12 AND PIN 17 AND JUMPER INDICATED. SEE OVERLAP.
 2. A0 - ALL CONNECTED TO BUFFERED ADDRESS 1. SEE DIAGRAM 1.




DIAGRAM 2 - MEMORY IMPLEMENTATION





DIAGRAM 1



NOTE: THE BOARD IS
NORMALLY SET FOR SEMI400
MEMORIES. FOR μ PD410
CUT AND JUMPER AS
SHOWN.

- MEMORY CHIPS

$C = 1 \mu f$ BYPASS CAPS

ADDRESS JUMPERS
(SET FOR XXX) 0

CUT AND JUMPER THUS FOR #PD410

(5 PLACES)

DISK change er III Utilities DIRECTORY

PAGE

DATE _____

[illegible]

